MEMORY cmos 256K × 16 BIT FAST PAGE MODE DYNAMIC RAM

MB81V4260S-60/-70

CMOS 262,144 × 16 Bit Fast Page Mode Dynamic RAM

■ DESCRIPTION

The Fujitsu MB81V4260S is a fully decoded CMOS Dynamic RAM (DRAM) that contains 4,194,304 memory cells accessible in 16-bit increments. The MB81V4260S features a "fast page" mode of operation whereby high-speed access of up to 512×16-bits of data can be selected in the same row. The MB81V4260S-60/-70 DRAMs are ideally suited for memory applications such as embedded control, buffer, portable computers, and video imaging equipment where very low power dissipation and high bandwidth are basic requirements of the design.

The MB81V4260S is fabricated using silicon gate CMOS and Fujitsu's advanced four-layer polysilicon process. This process, coupled with three-dimensional stacked capacitor memory cells, reduces the possibility of soft errors and extends the time interval between memory refreshes.


■ PRODUCT LINE & FEATURES

Para	neter	MB81V4260S-60	MB81V4260S-70	
RAS Access Time		60 ns max.	70 ns max.	
CAS Access Time		20 ns max.	20 ns max.	
Address Access Time		30 ns max.	35 ns max.	
Random Cycle Time		110 ns max.	125 ns min.	
Fast Page Mode Cycle Tir	ne	40 ns min.	45 ns min.	
Low Dower Dissipation	Operating current	378 mW max.	335 mW max.	
Low Power Dissipation	Standby current	7.2 mW max. (LVTTL level),	3.6 mW max. (CMOS level)	

- Low Vcc operating
- 262,144 words × 16 bit organization
- Silicon gate, CMOS, Advanced Stacked Capacitor Cell
- All input and output are LVTTL comaptible
- 512 refresh cycles every 8.2 ms
- 9 rows × 9 columns, refresh addressing scheme

- · Self refresh function
- 1WE / 2CAS
- Early Write or OE controlled Write capability
- RAS only CAS-before-RAS, or Hidden Refresh
- Fast page Mode, Read-Modify-Write capability
- On chip substrate bias generator for high performance


■ PACKAGE




Package and Ordering Information


- 40-pin plastic (400 mil) SOJ, order as MB81V4260S-xxPJ
- 44-pin plastic (400 mil) TSOP-II with normal bend leads, order as MB81V4260S-xxPFTN
- 44-pin plastic (400 mil) TSOP-II with reverse bend leads, order as MB81V4260S-xxPFTR

■ PIN ASSIGNMENTS AND DESCRIPTIONS






Designator **Function** Address inputs. An to As : Ao to A8 : Ao to A8 column refresh : Ao to A8 RAS Row address strobe. LCAS Lower column address strobe **UCAS** Upper column address strobe WE Write enable OE Output enable. DQ₁ to DQ₁₆ Data Input/ Output +3.3 volt power supply. Vcc Circuit ground. Vss



■ BLOCK DIAGRAM



■ FUNCTIONAL TRUTH TABLE

	Clock Input				Add	Iress	Input/Output Data						
Operation Mode	RAS	LCAS	UCAS	WE	ΟE	Row	Col-	DQ ₁	to DQ8	DQ ₉ t	o DQ ₁₆	Refresh	Note
	NAS	LUAS	UCAS	VVL	OL	NOW	umn	Input	Output	Input	Output		
Standby	Н	Н	Н	Χ	Х	_	_	_	High-Z	_	High-Z	_	
Read Cycle	L	L H L	H L L	Н	L	Valid	Valid	_	Valid High-Z Valid	_	High-Z Valid Valid	Yes*	trcs ≥ trcs (min.)
Write Cycle (Early Write)	L	L H L	H L L	L	Х	Valid	Valid	Valid — Valid	High-Z	— Valid Valid	High-Z	Yes*	twcs ≥ twcs (min.)
Read- Modify- Write Cycle	L	L H L	H L L	H→L	L→H	Valid	Valid	Valid — Valid	Valid High-Z Valid	— Valid Valid	High-Z Valid Valid	Yes*	
RAS-only Refresh Cycle	L	Н	Н	Х	Х	Valid	_	_	High-Z	_	High-Z	Yes	
CAS- before-RAS Refresh Cycle	L	L	L	Х	Х	_	_	_	High-Z	_	High-Z	Yes	tcsR ≥ tcsR (min.)
Hidden Refresh Cycle	H→L	L H L	H L L	Н	L	_	_	_	Valid High-Z Valid		High-Z Valid Valid	Yes	Previous data is kept.

■ FUNCTIONAL OPERATION

ADDRESS INPUTS

Eighteen input bits are required to decode any sixteen of 4,194,304 cell addresses in the memory matrix. Since only nine address bits are available, the column and row inputs are separately strobed by \overline{LCAS} or \overline{UCAS} and \overline{RAS} as shown in Figure 5. First, nine row address bits are input on pins A_0 -through- A_8 and latched with the row address strobe (\overline{RAS}) then, nine column address bits are input and latched with the column address strobe (\overline{LCAS} or \overline{UCAS}). Both row and column addresses must be stable on or before the falling edges of \overline{RAS} and \overline{LCAS} or \overline{UCAS} , respectively. The address latches are the flow-through type; thus, address information appearing after trah (min.)+ tr is automatically treated as the column address to start select operation of the column decode. Therefore, to have correct data within trac, the column address should be input within trad (max.). If trad > trad (max.), the access time is the later one of either tax or tcas.

WRITE ENABLE

The read or write mode is determined by the logic state of \overline{WE} . When \overline{WE} is active Low, a write cycle is initiated; when \overline{WE} is High, a read cycle is selected. During the read mode, input data are ignored. When an early write cycle is executed, the output buffers stay in a high-impedance state during the cycle.

DATA INPUT

Input data are written into memory in either of three basic ways—the early write cycle, the \overline{OE} (delayed) write cycle, and the read-modify-write cycle. The falling edge of \overline{WE} or $\overline{LCAS}/\overline{UCAS}$, whichever is later, serves as the input data-latch strobe. In the early write cycle, the input data of $\overline{DQ_1}-\overline{DQ_8}$ are strobed by \overline{LCAS} and $\overline{DQ_9}-\overline{DQ_{16}}$ are strobed by \overline{UCAS} and the setup/hold times are referenced to each falling edge of \overline{LCAS} and \overline{UCAS} because \overline{WE} goes Low before $\overline{LCAS}/\overline{UCAS}$. In the delayed write or read-modify-write cycle, \overline{WE} goes Low after $\overline{LCAS}/\overline{UCAS}$; thus, input data is strobed by \overline{WE} and all setup/hold times are referenced to the falling edge of \overline{WE} . Since this device is an I/O common type, when the delayed write or read-modified-write is executed, I/O data have to be controlled by \overline{OE} .

DATA OUTPUT

The three-state buffers are LVTTL compatible with a fanout of one TTL load. Polarity of the output data is identical to that of the input; the output buffers remain in the high-impedance state until the column address strobe goes Low. When a read or read-modify-write cycle is executed, valid outputs are obtained under the following conditions:

trac : from the falling edge of RAS when trcd (max.) is satisfied.

tcac: from the falling edge of LCAS (for DQ₁-DQ₈) UCAS (for DQ₉-DQ₁₆) when tRCD is greater than tRCD (max.).

taa : from column address input when trad is greater than trad (max.).

toea: from the falling edge of \overline{OE} when \overline{OE} is brought Low after trac, tcac, or taa.

The data remains valid until either LCAS/UCAS or OE returns to a High logic level. When an early write is executed, the output buffers remain in a high-impedance state during the entire cycle.

FAST PAGE MODE OF OPERATION

The fast page mode of operation provides faster memory access and lower power dissipation. The fast page mode is implemented by keeping the same row address and strobing in successive column addresses. To satisfy these conditions, \overline{RAS} is held Low for all contiguous memory cycles in which row addresses are common. For each fast page of memory, any of 512×16-bits can be accessed. Fast page mode operations need not be addressed sequentially and combinations of read, write, and/or ready-modify-write cycles are permitted.

■ ABSOLUTE MAXIMUM RATINGS (See NOTE.)

Parameter	Symbol	Value	Unit
Voltage at any pin relative to Vss	VIN, VOUT	-0.5 to +4.6	V
Voltage of Vcc supply relative to Vss	Vcc	-0.5 to +4.6	V
Power Dissipation	Po	1.0	W
Short Circuit Output Current	Іоит	50	mA
Storage Temperature	Тѕтс	-55 to +125	°C
Temperature under Bias	TBIAS	0 to +70	°C

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

■ RECOMMENDED OPERATING CONDITIONS

Parameter	Notes	Symbol	Min.	Тур.	Max.	Unit	Ambient Operating Temp	
Supply Voltage	*1	Vcc	3.0	3.3	3.6	V		
Supply voltage	ı	Vss	0	0	0	V		
Input High Voltage, all inputs	*1	VIH	2.0	_	Vcc+0.3	V	0°C to +70°C	
Input Low Voltage, all inputs(*)	*1	VIL	-0.3	_	0.8	V		
Input Low Voltage, DQ(*)	*1	VILD	-0.3	_	0.8	V		

^{*:} Undershoots of up to -2.0 volts with a pulse width not exceeding 20 ns are acceptable.

WARNING: Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.

Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representative beforehand.

■ CAPACITANCE

 $(T_A = 25^{\circ}C, f = 1 MHz)$

Parameter	Symbol	Тур.	Max.	Unit
Input Capacitance, Ao to Ao	CIN1	_	5	pF
Input Capacitance, RAS, LCAS, UCAS, WE, OE	CIN2	_	7	pF
Input/Output Capacitance, DQ1 to DQ16	Сра	_	7	pF

■ DC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.) Notes 3

Danamatan Nat			Ob. a.l	Conditions	Va	lue	110:4
Parameter Notes			Symbol	Conditions	Min.	Max.	Unit
Output high voltage	*1		Vон		2.4	_	V
Output low voltage	*1		Vol	lo _L = +2.0 mA		0.4	V
Input leakage curre	nt (a	any input)	l _{I(L)}	$\begin{array}{l} 0 \text{ V} \leq \text{V}_{\text{IN}} \leq 3.6 \text{ V}; \\ 3.0 \text{ V} \leq \text{V}_{\text{CC}} \leq 3.6 \text{ V}; \\ \text{Vss} = 0 \text{ V}; \text{ All other pins} \\ \text{not under test} = 0 \text{ V} \end{array}$	-10	10	μΑ
Output leakage curi	rent		IDQ(L)	0 V ≤ V _{OUT} ≤ 3.6 V; Data out disabled	-10	10	
Operating current		MB81V4260S-60	1	RAS & LCAS, UCAS cycling;		105	mA
(Average power supply current)	*2	MB81V4260S-70	Icc1	trc = min.	-	93	
Standby current		LVTTL level	Icc2	RAS = LCAS, UCAS = Vih		2.0	mA
(Power supply current)		CMOS level		RAS = LCAS, UCAS ≥ Vcc −0.2 V		1.0	IIIA
Refresh current #1		MB81V4260S-60		LCAS, UCAS = Vін, RAS cycling;		105	mA
(Average power supply current)	*2	MB81V4260S-70	Icc3	trc = min.	_	93	
Fast Page Mode		MB81V4260S-60	Icc4	RAS = VIL, LCAS, UCAS cycling;		105	mA
current	*2	MB81V4260S-70	ICC4	tpc = min.		93	MA
Refresh current #2		MB81V4260S-60	Iccs CAS-before-RAS;			105	A
(Average power supply current)	*2	MB81V4260S-70			_	93	mA
Refresh current #3 (Average power supply current)	*2		Icc ₉	RAS = V _{IL} , CAS = V _{IL} Self Refresh; trass = min.		1000	μА

■ AC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.) Notes 3, 4, 5


N.	Davamatav	Notes	Cumbal	MB81V	4260S-60	MB81V4	260S-70	l lm!4
No.	Parameter	Notes	Symbol	Min.	Max.	Min.	Max.	Unit
1	Time Between Refresh		t ref	_	8.2		8.2	ms
2	Random Read/Write Cycle Time		t RC	110	_	125	_	ns
3	Read-Modify-Write Cycle Time		trwc	150	_	170	_	ns
4	Access Time from RAS	*6, 9	t rac	_	60	_	70	ns
5	Access Time from CAS	*7, 9	tcac	_	20	_	20	ns
6	Column Address Access Time	*8, 9	t AA	_	30	_	35	ns
7	Output Hold Time		t он	0	_	0	_	ns
8	Output Buffer Turn On Delay Time		ton	0	_	0	_	ns
9	Output Buffer Turn Off Delay Time	*10	toff	_	15	_	15	ns
10	Transition Time		t⊤	2	50	2	50	ns
11	RAS Precharge Time		t RP	40	_	45	_	ns
12	RAS Pulse Width		t ras	60	100000	70	100000	ns
13	RAS Hold Time		t rsh	20	_	20	_	ns
14	CAS to RAS Precharge Time		tcrp	0	_	0	_	ns
15	RAS to CAS Delay Time	*11, 12	t RCD	20	40	20	50	ns
16	CAS Pulse Width		tcas	20	10000	20	10000	ns
17	CAS Hold Time		tсsн	60	_	70	_	ns
18	CAS Precharge Time (Normal)	*19	t CPN	10	_	10	_	ns
19	Row Address Setup Time		t asr	0	_	0	_	ns
20	Row Address Hold Time		t rah	10	_	10	_	ns
21	Column Address Setup Time		tasc	0	_	0	_	ns
22	Column Address Hold Time		t CAH	12	_	12	_	ns
23	RAS to Column Address Delay Time	*13	t rad	15	30	15	35	ns
24	Column Address to RAS Lead Time	Э	tral	30	_	35	_	ns
25	Column Address to CAS Lead Time	е	t CAL	30	_	35	_	ns
26	Read Command Setup Time		trcs	0	_	0	_	ns
27	Read Command Hold Time Referenced to RAS	*14	t rrh	0	_	0	_	ns
28	Read Command Hold Time Referenced to CAS	*14	t rch	0	_	0	_	ns
29	Write Command Setup Time	*15	twcs	0	_	0	_	ns
30	Write Command Hold Time		t wcH	10	_	10	_	ns
31	WE Pulse Width		twp	10	_	10	_	ns
32	Write Command to RAS Lead Time)	trwL	15	_	20	_	ns

(Continued)

(Continued)


Na	Dovernotor Notes	Comple of	MB81V	4260S-60	MB81V4	260S-70	I lm!4
No.	Parameter Notes	Symbol	Min.	Max.	Min.	Max.	Unit
33	Write Command to CAS Lead Time	tcwL	15	_	18	_	ns
34	DIN Setup Time	tos	0	_	0	_	ns
35	DIN Hold Time	t DH	10	_	10	_	ns
36	RAS to WE Delay Time	t RWD	85	_	95	_	ns
37	CAS to WE Delay Time	tcwd	40	_	40	_	ns
38	Column Address to WE Delay Time	t awd	55	_	60	_	ns
39	RAS Precharge Time to CAS Active Time (Refresh cycles)	t RPC	10	_	10	_	ns
40	CAS Setup Time for CAS-before-RAS Refresh	tcsr	0	_	0	_	ns
41	CAS Hold Time for CAS-before-RAS Refresh	t chr	10	_	10	_	ns
42	Access Time from OE *9	t oea	_	20	_	20	ns
43	Output Buffer Turn Off Delay *10 from OE	toez	_	15	_	15	ns
44	OE to RAS Lead Time for Valid Data	toel	10	_	10	_	ns
45	OE Hold Time Referenced to *16 WE	tоен	0	_	0	_	ns
46	OE to Data in Delay Time	t oed	15	_	15	_	ns
47	DIN to CAS Delay Time *17	t dzc	0	_	0	_	ns
48	DIN to OE Delay Time *17	t dzo	0	_	0	_	ns
50	Column Address Hold Time from RAS	t ar	32	_	32	_	ns
51	Write Command Hold Time from RAS	twcr	30	_	30	_	ns
52	DIN Hold Time Referenced to RAS	t DHR	30	_	30	_	ns
53	CAS to Data in Delay Time	tcdd	15	_	15	_	ns
60	Fast Page Mode RAS Pulse Width	t rasp	60	200000	70	200000	ns
61	Fast Page Mode Read/Write Cycle Time	t PC	40	_	45	_	ns
62	Fast Page Mode Read-Modify-Write Cycle Time	t PRWC	80	_	90	_	ns
63	Access Time from CAS *9, 18 Precharge	t CPA	_	35	_	40	ns
64	Fast Page Mode CAS Pulse width	t CP	10	_	10	_	ns
65	Fast Page Mode RAS Hold Time from CAS Precharge	t RHCP	35	_	40	_	ns
66	Fast Page Mode CAS Precharge to WE Delay Time	t CPWD	55	_	60	_	ns

- Notes: *1. Referenced to Vss. To all Vcc (Vss) pins, the same supply voltage should be applied.
 - *2. Icc depends on the output load conditions and cycle rates; The specified values are obtained with the output open.
 - Icc depends on the number of address change as $\overline{RAS} = V_{\parallel}$ and $\overline{UCAS} = V_{\parallel}$, $\overline{LCAS} = V_{\parallel}$, $V_{\parallel} > -0.3V$. Icc1, Icc3 and Icc5 are specified at one time of address change during $\overline{RAS} = V_{\parallel}$ and $\overline{UCAS} = V_{\parallel}$, $\overline{LCAS} = V_{\parallel}$.
 - lcc4 is specified at one time of address change during one Page cycle.
 - *3. An Initial pause (RAS = CAS = V_{IH}) of 200 μs is required after power-up followed by any eight RAS-only cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of eight CAS-before-RAS initialization cycles instead of 8 RAS cycles are required.
 - *4. AC characteristics assume $t_T = 5$ ns.
 - *5. Input voltage levels are 0V and 3.0V, and input reference levels are V_H(min.) and V_L(max.) for measuring timing of input signals. Also, the transition time (t_T) is measured between V_H(min.) and V_L(max.). The output reference levels are V_{OH} = 2.0 V and V_{OL} = 0.8 V.
 - *6. Assumes that trcd ≤ trcd (max.), trad ≤ trad (max.). If trcd is greater than the maximum recommended value shown in this table, trac will be increased by the amount that trcd exceeds the value shown. Refer to Fig. 2 and 3.
 - *7. If $trcd \ge trcd$ (max.), $trad \ge trad$ (max.), and $tasc \ge taa tcac t\tau$, access time is tcac.
 - *8. If trad \geq trad (max.) and tasc \leq taa tcac tr, access time is taa.
 - *9. Measured with a load equivalent to one TTL loads and 100 pF.
 - *10. toff and toez is specified that output buffer change to high impedance state.
 - *11. Operation within the tred (max.) limit ensures that trac (max.) can be met. tred (max.) is specified as a reference point only; if tred is greater than the specified tred (max.) limit, access time is controlled exclusively by trac or trad.
 - *12. t_{RCD} (min.) = t_{RAH} (min.) + $2t_{T}$ + t_{ASC} (min.).
 - *13. Operation within the trad (max.) limit ensures that trac (max.) can be met. trad (max.) is specified as a reference point only; if trad is greater than the specified trad (max.) limit, access time is controlled exclusively by trac or trad.
 - *14. Either trrh or trch must be satisfied for a read cycle.
 - *15. twos is specified as a reference point only. If twos ≥ twos (min.) the data output pin will remain High-Z state through entire cycle.
 - *16. Assumes that twcs < twcs (min.).
 - *17. Either tozc or tozo must be satisfied.
 - *18. tcpa is access time from the selection of a new column address (that is caused by changing both UCAS and LCAS from "L" to "H"). Therefore, if tcp is long, tcpa is longer than tcpa (max.).
 - *19. Assumes that CAS-before-RAS refresh.



X: "H" or "L"

*: It is impossible in Fast Page Mode.



DESCRIPTION


To implement a read operation, a valid address is latched in by the RAS and LCAS or UCAS address strobes and with WE set to a High level and $\overline{\text{OE}}$ set to a low level, the output is valid once the memory access time has elapsed. LCAS controls the input/output data on DQ₁-DQ₈ pins, $\overline{\text{UCAS}}$ controls one on DQ₈-DQ₁₆ pins. The access time is determined by $\overline{\text{RAS}}$ (trac), $\overline{\text{LCAS}}$ /UCAS (tcac), $\overline{\text{OE}}$ (toea) or column addresses (taa) under the following conditions:


If trcd > trcd (max.), access time = tcac.


If $t_{RAD} > t_{RAD}$ (max.), access time = t_{AA} .


If OE is brought Low after trac, tcac, or taa (whichever occurs later), access time = toEA.


However, if either LCAS/UCAS or OE goes High, the output returns to a high-impedance state after ton is satisfied.























Refresh of RAM memory cells is accomplished by performing a read, a write, or a read-modify-write cycle at each of 512 row addresses every 8.2-milliseconds. Three refresh modes are available: RAS-only refresh, CAS-before-RAS refresh, and hidden refresh.

RAS-only refresh is performed by keeping RAS Low and LCAS and UCAS High throughout the cycle; the row address to be refreshed is latched on the falling edge of RAS. During RAS-only refresh, DQ pins are kept in a high-impedance state.







A special timing sequence using the CAS-before-RAS refresh counter test cycle provides a convenient method to verify the functionality of CAS-before-RAS refresh circuitry. After a CAS-before-RAS refresh cycle, if LCAS or UCAS makes a transition from High to Low while RAS is held Low, read and write operations are enabled as shown above. Row and column addresses are defined as follows:

Row Address: Bits A_{0} through A_{8} are defined by the on-chip refresh counter.

Column Address: Bits A₀ through A₈ are defined by latching levels on A₀-A₈ at the second falling edge of LCAS or UCAS.

The CAS-before-RAS Counter Test procedure is as follows;

- 1) Normalize the internal refresh address counter by using 8 RAS only refresh cycles.
- 2) Use the same column address throughout the test.
- 3) Write "0" to all 512 row addresses at the same column address by using CBR refresh counter test cycles.
- 4) Read "0" written in procedure 3) by using normal read cycle and check; After reading "0" and check are completed (or simultaneously), write "1" to the same addresses by using normal write cycle (or read-modify-write cycle).
- 5) Read and check data "1" written in procedure 4) by using CBR refresh counter test cycle for all 512 memory locations.
- 6) Reverse test data and repeat procedures 3), 4), and 5).

(At recommended operating conditions unless otherwise noted.)

No.	Parameter	Symbol	MB81V4260S-60		MB81V	Unit	
	r drameter	Oyillooi .	Min.	Max.	Min.	Max.	Onne
90	Access Time from CAS	t FCAC	_	55	-	55	ns
91	Column Address Hold Time	t FCAH	30	_	30	_	ns
92	CAS to WE Delay Time	tfcwd	80	_	80	_	ns
93	CAS Pulse width	trcas	55	_	55	_	ns
94	RAS Hold Time	t FRSH	55	_	55	_	ns
95	CAS Hold Time	tгсsн	85	_	85	_	ns

Note: Assumes that $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh counter test cycle only.

Fig. 17 – SELF REFRESH CYCLE (A₀ - A₉ = WE = OE = "H" or "L")

RAS VIH
VIL

CAS VIH
COMPONITION

TRASS

TRASS

TRASS

TRASS

HIGH-Z

"H" or "L"

(At recommended operating conditions unless otherwise noted.)

No.	Parameter	Symbol	MB81V4260S-60		MB81V4	Unit	
		Symbol	Min.	Max.	Min.	Max.	Ollit
100	RAS Pulse Width	trass	100		100	_	μS
101	RAS Precharge Time	t RPS	110	_	125	_	ns
102	CAS Hold Time	tснs	-50	_	-50	_	ns

Note: Assumes Self refresh cycles only.


DESCRIPTION

The self refresh cycle provides a refresh operation without external clock and external Address. Self refresh control circuit on chip is operated in the self refresh cycle and refresh operation can be automatically executed using internal refresh address counter. If CAS goes to "L" before RAS goes to "L" (CBR) and the condition of CAS "L" and RAS "L" is kept for term of tRASS (more than 100µs), the device can be entered the self refresh cycle. And after that, refresh operation is automatically executed per fixed interval using internal refresh address counter during "RAS=L" and "CAS=L".

And exit from self refresh cycle is performed by toggling of RAS and CAS to "H" with specifying tons min. Restruction for Self refresh operation;


For self refresh operation, the notice below must be considered.

- In the case that distribut CBR refresh are operated in read/write cycles
 Self refresh cycles can be executed without special rule if 512 cycles of distribut CBR refresh are executed within tree max...
- 2) In the case that burst CBR refresh or RAS only refresh are operated in read/write cycles 512 times of burst CBR refresh or 512 times of burst RAS only refresh must be executed before and after Self refresh cycles.




■ PACKAGE DIMENSIONS

(Suffix: -PJ)




(Continued)

(Suffix: -PFTN)



(Continued)

(Continued) (Suffix: -PFTR)



FUJITSU LIMITED

For further information please contact:

Japan

FUJITSU LIMITED

Corporate Global Business Support Division

Electronic Devices

KAWASAKI PLANT, 4-1-1, Kamikodanaka

Nakahara-ku, Kawasaki-shi Kanagawa 211-8588, Japan

Tel: (044) 754-3763 Fax: (044) 754-3329

http://www.fujitsu.co.jp/

North and South America

FUJITSU MICROELECTRONICS, INC.

Semiconductor Division 3545 North First Street

San Jose, CA 95134-1804, USA

Tel: (408) 922-9000 Fax: (408) 922-9179

Customer Response Center

Mon. - Fri.: 7 am - 5 pm (PST)

Tel: (800) 866-8608 Fax: (408) 922-9179

http://www.fujitsumicro.com/

Europe

FUJITSU MIKROELEKTRONIK GmbH

Am Siebenstein 6-10

D-63303 Dreieich-Buchschlag

Germany

Tel: (06103) 690-0 Fax: (06103) 690-122

http://www.fujitsu-ede.com/

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE LTD

#05-08, 151 Lorong Chuan

New Tech Park Singapore 556741

Tel: (65) 281-0770 Fax: (65) 281-0220

http://www.fmap.com.sg/

F9803

© FUJITSU LIMITED Printed in Japan

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Control Law of Japan, the prior authorization by Japanese government should be required for export of those products from Japan.