

MEMORY

CMOS

256K × 16 BIT

FAST PAGE MODE DYNAMIC RAM

MB81V4260S-60/-70

CMOS 262,144 × 16 Bit Fast Page Mode Dynamic RAM

■ DESCRIPTION

The Fujitsu MB81V4260S is a fully decoded CMOS Dynamic RAM (DRAM) that contains 4,194,304 memory cells accessible in 16-bit increments. The MB81V4260S features a “fast page” mode of operation whereby high-speed access of up to 512×16-bits of data can be selected in the same row. The MB81V4260S-60/-70 DRAMs are ideally suited for memory applications such as embedded control, buffer, portable computers, and video imaging equipment where very low power dissipation and high bandwidth are basic requirements of the design.

The MB81V4260S is fabricated using silicon gate CMOS and Fujitsu's advanced four-layer polysilicon process. This process, coupled with three-dimensional stacked capacitor memory cells, reduces the possibility of soft errors and extends the time interval between memory refreshes.

■ PRODUCT LINE & FEATURES


Parameter		MB81V4260S-60	MB81V4260S-70
RAS Access Time		60 ns max.	70 ns max.
CAS Access Time		20 ns max.	20 ns max.
Address Access Time		30 ns max.	35 ns max.
Random Cycle Time		110 ns max.	125 ns min.
Fast Page Mode Cycle Time		40 ns min.	45 ns min.
Low Power Dissipation	Operating current	378 mW max.	335 mW max.
	Standby current	7.2 mW max. (LVTTTL level), 3.6 mW max. (CMOS level)	

- Low V_{CC} operating
- 262,144 words × 16 bit organization
- Silicon gate, CMOS, Advanced Stacked Capacitor Cell
- All input and output are LVTTTL compatible
- 512 refresh cycles every 8.2 ms
- 9 rows × 9 columns, refresh addressing scheme

- Self refresh function
- 1WE / 2CAS
- Early Write or OE controlled Write capability
- RAS only CAS-before-RAS, or Hidden Refresh
- Fast page Mode, Read-Modify-Write capability
- On chip substrate bias generator for high performance

MB81V4260S-60/MB81V4260S-70

■ PACKAGE




Package and Ordering Information

- 40-pin plastic (400 mil) SOJ, order as MB81V4260S-xxPJ
- 44-pin plastic (400 mil) TSOP-II with normal bend leads, order as MB81V4260S-xxPFTN
- 44-pin plastic (400 mil) TSOP-II with reverse bend leads, order as MB81V4260S-xxPFTR


MB81V4260S-60/MB81V4260S-70

PIN ASSIGNMENTS AND DESCRIPTIONS


40-Pin SOJ:
(TOP VIEW)
<LCC-40P-M01>



44-Pin TSOP (II):
(TOP VIEW)
<Normal Bend : FPT-44P-M07>



<Reverse Bend : FPT-44P-M08>




Designator	Function
A ₀ to A ₈	Address inputs. row : A ₀ to A ₈ column : A ₀ to A ₈ refresh : A ₀ to A ₈
\overline{RAS}	Row address strobe.
LCAS	Lower column address strobe
UCAS	Upper column address strobe
WE	Write enable
\overline{OE}	Output enable.
DQ ₁ to DQ ₁₆	Data Input/ Output
V _{CC}	+3.3 volt power supply.
V _{SS}	Circuit ground.

MB81V4260S-60/MB81V4260S-70

■ BLOCK DIAGRAM

Fig. 1 - MB81V4260S DYNAMIC RAM - BLOCK DIAGRAM



MB81V4260S-60/MB81V4260S-70

FUNCTIONAL TRUTH TABLE

Operation Mode	Clock Input					Address		Input/Output Data				Refresh	Note
	RAS	LCAS	UCAS	WE	OE	Row	Column	DQ ₁ to DQ ₈		DQ ₉ to DQ ₁₆			
								Input	Output	Input	Output		
Standby	H	H	H	X	X	—	—	—	High-Z	—	High-Z	—	
Read Cycle	L	L H L	H L L	H	L	Valid	Valid	—	Valid High-Z Valid	—	High-Z Valid Valid	Yes*	t _{RCS} ≥ t _{RCS} (min.)
Write Cycle (Early Write)	L	L H L	H L L	L	X	Valid	Valid	Valid — Valid	High-Z	— Valid Valid	High-Z	Yes*	t _{WCS} ≥ t _{WCS} (min.)
Read-Modify-Write Cycle	L	L H L	H L L	H→L	L→H	Valid	Valid	Valid — Valid	Valid High-Z Valid	— Valid Valid	High-Z Valid Valid	Yes*	
RAS-only Refresh Cycle	L	H	H	X	X	Valid	—	—	High-Z	—	High-Z	Yes	
CAS-before-RAS Refresh Cycle	L	L	L	X	X	—	—	—	High-Z	—	High-Z	Yes	t _{CSR} ≥ t _{CSR} (min.)
Hidden Refresh Cycle	H→L	L H L	H L L	H	L	—	—	—	Valid High-Z Valid	—	High-Z Valid Valid	Yes	Previous data is kept.

FUNCTIONAL OPERATION

ADDRESS INPUTS

Eighteen input bits are required to decode any sixteen of 4,194,304 cell addresses in the memory matrix. Since only nine address bits are available, the column and row inputs are separately strobed by $\overline{\text{LCAS}}$ or $\overline{\text{UCAS}}$ and $\overline{\text{RAS}}$ as shown in Figure 5. First, nine row address bits are input on pins A₀-through-A₈ and latched with the row address strobe ($\overline{\text{RAS}}$) then, nine column address bits are input and latched with the column address strobe ($\overline{\text{LCAS}}$ or $\overline{\text{UCAS}}$). Both row and column addresses must be stable on or before the falling edges of $\overline{\text{RAS}}$ and $\overline{\text{LCAS}}$ or $\overline{\text{UCAS}}$, respectively. The address latches are the flow-through type; thus, address information appearing after t_{RAH} (min.)+t_τ is automatically treated as the column address to start select operation of the column decode. Therefore, to have correct data within t_{RAC}, the column address should be input within t_{RAD}(max.). If t_{RAD} > t_{RAD}(max.), the access time is the later one of either t_{AA} or t_{CAS}.

WRITE ENABLE

The read or write mode is determined by the logic state of $\overline{\text{WE}}$. When $\overline{\text{WE}}$ is active Low, a write cycle is initiated; when $\overline{\text{WE}}$ is High, a read cycle is selected. During the read mode, input data are ignored. When an early write cycle is executed, the output buffers stay in a high-impedance state during the cycle.

DATA INPUT

Input data are written into memory in either of three basic ways—the early write cycle, the $\overline{\text{OE}}$ (delayed) write cycle, and the read-modify-write cycle. The falling edge of $\overline{\text{WE}}$ or $\overline{\text{LCAS/UCAS}}$, whichever is later, serves as the input data-latch strobe. In the early write cycle, the input data of DQ₁-DQ₈ are strobed by $\overline{\text{LCAS}}$ and DQ₉-DQ₁₆ are strobed by $\overline{\text{UCAS}}$ and the setup/hold times are referenced to each falling edge of $\overline{\text{LCAS}}$ and $\overline{\text{UCAS}}$ because $\overline{\text{WE}}$ goes Low before $\overline{\text{LCAS/UCAS}}$. In the delayed write or read-modify-write cycle, $\overline{\text{WE}}$ goes Low after $\overline{\text{LCAS/UCAS}}$; thus, input data is strobed by $\overline{\text{WE}}$ and all setup/hold times are referenced to the falling edge of $\overline{\text{WE}}$. Since this device is an I/O common type, when the delayed write or read-modified-write is executed, I/O data have to be controlled by $\overline{\text{OE}}$.

MB81V4260S-60/MB81V4260S-70

DATA OUTPUT

The three-state buffers are LVTTTL compatible with a fanout of one TTL load. Polarity of the output data is identical to that of the input; the output buffers remain in the high-impedance state until the column address strobe goes Low. When a read or read-modify-write cycle is executed, valid outputs are obtained under the following conditions:

- t_{RAC} : from the falling edge of \overline{RAS} when t_{RCD} (max.) is satisfied.
- t_{CAC} : from the falling edge of \overline{LCAS} (for DQ₁-DQ₈) \overline{UCAS} (for DQ₉-DQ₁₆) when t_{RCD} is greater than t_{RCD} (max.).
- t_{AA} : from column address input when t_{RAD} is greater than t_{RAD} (max.).
- t_{OEA} : from the falling edge of \overline{OE} when \overline{OE} is brought Low after t_{RAC} , t_{CAC} , or t_{AA} .

The data remains valid until either $\overline{LCAS}/\overline{UCAS}$ or \overline{OE} returns to a High logic level. When an early write is executed, the output buffers remain in a high-impedance state during the entire cycle.

FAST PAGE MODE OF OPERATION

The fast page mode of operation provides faster memory access and lower power dissipation. The fast page mode is implemented by keeping the same row address and strobing in successive column addresses. To satisfy these conditions, \overline{RAS} is held Low for all contiguous memory cycles in which row addresses are common. For each fast page of memory, any of 512×16-bits can be accessed. Fast page mode operations need not be addressed sequentially and combinations of read, write, and/or read-modify-write cycles are permitted.

MB81V4260S-60/MB81V4260S-70

■ ABSOLUTE MAXIMUM RATINGS (See NOTE.)

Parameter	Symbol	Value	Unit
Voltage at any pin relative to V_{SS}	V_{IN} , V_{OUT}	-0.5 to +4.6	V
Voltage of V_{CC} supply relative to V_{SS}	V_{CC}	-0.5 to +4.6	V
Power Dissipation	P_D	1.0	W
Short Circuit Output Current	I_{OUT}	50	mA
Storage Temperature	T_{STG}	-55 to +125	°C
Temperature under Bias	T_{BIAS}	0 to +70	°C

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

■ RECOMMENDED OPERATING CONDITIONS

Parameter	Notes	Symbol	Min.	Typ.	Max.	Unit	Ambient Operating Temp
Supply Voltage	*1	V_{CC}	3.0	3.3	3.6	V	0°C to +70°C
		V_{SS}	0	0	0		
Input High Voltage, all inputs	*1	V_{IH}	2.0	—	$V_{CC}+0.3$	V	
Input Low Voltage, all inputs(*)	*1	V_{IL}	-0.3	—	0.8	V	
Input Low Voltage, DQ(*)	*1	V_{ILD}	-0.3	—	0.8	V	

* : Undershoots of up to -2.0 volts with a pulse width not exceeding 20 ns are acceptable.

WARNING: Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.

Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representative beforehand.

■ CAPACITANCE

($T_A = 25^\circ\text{C}$, $f = 1\text{ MHz}$)

Parameter	Symbol	Typ.	Max.	Unit
Input Capacitance, A_0 to A_8	C_{IN1}	—	5	pF
Input Capacitance, RAS , $LCAS$, $UCAS$, WE , \overline{OE}	C_{IN2}	—	7	pF
Input/Output Capacitance, DQ_1 to DQ_{16}	C_{DQ}	—	7	pF

MB81V4260S-60/MB81V4260S-70

■ DC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.) Notes 3

Parameter	Notes	Symbol	Conditions	Value		Unit
				Min.	Max.	
Output high voltage *1		V_{OH}	$I_{OH} = -2.0 \text{ mA}$	2.4	—	V
Output low voltage *1		V_{OL}	$I_{OL} = +2.0 \text{ mA}$	—	0.4	
Input leakage current (any input)		$I_{I(L)}$	$0 \text{ V} \leq V_{IN} \leq 3.6 \text{ V};$ $3.0 \text{ V} \leq V_{CC} \leq 3.6 \text{ V};$ $V_{SS} = 0 \text{ V};$ All other pins not under test = 0 V	-10	10	μA
Output leakage current		$I_{DQ(L)}$	$0 \text{ V} \leq V_{OUT} \leq 3.6 \text{ V};$ Data out disabled	-10	10	
Operating current (Average power supply current)	MB81V4260S-60	I_{CC1}	\overline{RAS} & \overline{LCAS} , \overline{UCAS} cycling; $t_{RC} = \text{min.}$	—	105	mA
	MB81V4260S-70				93	
Standby current (Power supply current)	LVTTTL level	I_{CC2}	$\overline{RAS} = \overline{LCAS}$, $\overline{UCAS} = V_{IH}$	—	2.0	mA
	CMOS level		$\overline{RAS} = \overline{LCAS}$, $\overline{UCAS} \geq V_{CC} - 0.2 \text{ V}$		1.0	
Refresh current #1 (Average power supply current)	MB81V4260S-60	I_{CC3}	\overline{LCAS} , $\overline{UCAS} = V_{IH}$, \overline{RAS} cycling; $t_{RC} = \text{min.}$	—	105	mA
	MB81V4260S-70				93	
Fast Page Mode current	MB81V4260S-60	I_{CC4}	$\overline{RAS} = V_{IL}$, \overline{LCAS} , \overline{UCAS} cycling; $t_{PC} = \text{min.}$	—	105	mA
	MB81V4260S-70				93	
Refresh current #2 (Average power supply current)	MB81V4260S-60	I_{CC5}	\overline{RAS} cycling; \overline{CAS} -before- \overline{RAS} ; $t_{RC} = \text{min.}$	—	105	mA
	MB81V4260S-70				93	
Refresh current #3 (Average power supply current)	*2	I_{CC9}	$\overline{RAS} = V_{IL}$, $\overline{CAS} = V_{IL}$ Self Refresh; $t_{RASS} = \text{min.}$	—	1000	μA

MB81V4260S-60/MB81V4260S-70

■ AC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.) Notes 3, 4, 5

No.	Parameter	Notes	Symbol	MB81V4260S-60		MB81V4260S-70		Unit
				Min.	Max.	Min.	Max.	
1	Time Between Refresh		t _{REF}	—	8.2	—	8.2	ms
2	Random Read/Write Cycle Time		t _{RC}	110	—	125	—	ns
3	Read-Modify-Write Cycle Time		t _{RWC}	150	—	170	—	ns
4	Access Time from $\overline{\text{RAS}}$	*6, 9	t _{RAC}	—	60	—	70	ns
5	Access Time from $\overline{\text{CAS}}$	*7, 9	t _{CAC}	—	20	—	20	ns
6	Column Address Access Time	*8, 9	t _{AA}	—	30	—	35	ns
7	Output Hold Time		t _{OH}	0	—	0	—	ns
8	Output Buffer Turn On Delay Time		t _{ON}	0	—	0	—	ns
9	Output Buffer Turn Off Delay Time	*10	t _{OFF}	—	15	—	15	ns
10	Transition Time		t _r	2	50	2	50	ns
11	$\overline{\text{RAS}}$ Precharge Time		t _{RP}	40	—	45	—	ns
12	$\overline{\text{RAS}}$ Pulse Width		t _{RAS}	60	100000	70	100000	ns
13	$\overline{\text{RAS}}$ Hold Time		t _{RSH}	20	—	20	—	ns
14	$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ Precharge Time		t _{CRP}	0	—	0	—	ns
15	$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay Time	*11, 12	t _{RCD}	20	40	20	50	ns
16	$\overline{\text{CAS}}$ Pulse Width		t _{CAS}	20	10000	20	10000	ns
17	$\overline{\text{CAS}}$ Hold Time		t _{CSH}	60	—	70	—	ns
18	$\overline{\text{CAS}}$ Precharge Time (Normal)	*19	t _{CPN}	10	—	10	—	ns
19	Row Address Setup Time		t _{ASR}	0	—	0	—	ns
20	Row Address Hold Time		t _{RAH}	10	—	10	—	ns
21	Column Address Setup Time		t _{ASC}	0	—	0	—	ns
22	Column Address Hold Time		t _{CAH}	12	—	12	—	ns
23	$\overline{\text{RAS}}$ to Column Address Delay Time	*13	t _{RAD}	15	30	15	35	ns
24	Column Address to $\overline{\text{RAS}}$ Lead Time		t _{RAL}	30	—	35	—	ns
25	Column Address to $\overline{\text{CAS}}$ Lead Time		t _{CAL}	30	—	35	—	ns
26	Read Command Setup Time		t _{RCS}	0	—	0	—	ns
27	Read Command Hold Time Referenced to $\overline{\text{RAS}}$	*14	t _{RRH}	0	—	0	—	ns
28	Read Command Hold Time Referenced to $\overline{\text{CAS}}$	*14	t _{RCH}	0	—	0	—	ns
29	Write Command Setup Time	*15	t _{WCS}	0	—	0	—	ns
30	Write Command Hold Time		t _{WCH}	10	—	10	—	ns
31	$\overline{\text{WE}}$ Pulse Width		t _{WP}	10	—	10	—	ns
32	Write Command to $\overline{\text{RAS}}$ Lead Time		t _{RWL}	15	—	20	—	ns

(Continued)

MB81V4260S-60/MB81V4260S-70

(Continued)

No.	Parameter	Notes	Symbol	MB81V4260S-60		MB81V4260S-70		Unit
				Min.	Max.	Min.	Max.	
33	Write Command to $\overline{\text{CAS}}$ Lead Time		t _{CWL}	15	—	18	—	ns
34	DIN Setup Time		t _{DS}	0	—	0	—	ns
35	DIN Hold Time		t _{DH}	10	—	10	—	ns
36	$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ Delay Time		t _{RWD}	85	—	95	—	ns
37	$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ Delay Time		t _{CWD}	40	—	40	—	ns
38	Column Address to $\overline{\text{WE}}$ Delay Time		t _{AWD}	55	—	60	—	ns
39	$\overline{\text{RAS}}$ Precharge Time to $\overline{\text{CAS}}$ Active Time (Refresh cycles)		t _{RPC}	10	—	10	—	ns
40	$\overline{\text{CAS}}$ Setup Time for $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ Refresh		t _{CSR}	0	—	0	—	ns
41	$\overline{\text{CAS}}$ Hold Time for $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ Refresh		t _{CHR}	10	—	10	—	ns
42	Access Time from $\overline{\text{OE}}$	*9	t _{OEA}	—	20	—	20	ns
43	Output Buffer Turn Off Delay from $\overline{\text{OE}}$	*10	t _{OEZ}	—	15	—	15	ns
44	$\overline{\text{OE}}$ to $\overline{\text{RAS}}$ Lead Time for Valid Data		t _{OEL}	10	—	10	—	ns
45	$\overline{\text{OE}}$ Hold Time Referenced to $\overline{\text{WE}}$	*16	t _{OEH}	0	—	0	—	ns
46	$\overline{\text{OE}}$ to Data in Delay Time		t _{OED}	15	—	15	—	ns
47	DIN to $\overline{\text{CAS}}$ Delay Time	*17	t _{DZC}	0	—	0	—	ns
48	DIN to $\overline{\text{OE}}$ Delay Time	*17	t _{DZO}	0	—	0	—	ns
50	Column Address Hold Time from $\overline{\text{RAS}}$		t _{AR}	32	—	32	—	ns
51	Write Command Hold Time from $\overline{\text{RAS}}$		t _{WCR}	30	—	30	—	ns
52	DIN Hold Time Referenced to $\overline{\text{RAS}}$		t _{DHR}	30	—	30	—	ns
53	$\overline{\text{CAS}}$ to Data in Delay Time		t _{CDD}	15	—	15	—	ns
60	Fast Page Mode $\overline{\text{RAS}}$ Pulse Width		t _{RASP}	60	200000	70	200000	ns
61	Fast Page Mode Read/Write Cycle Time		t _{PC}	40	—	45	—	ns
62	Fast Page Mode Read-Modify-Write Cycle Time		t _{PRWC}	80	—	90	—	ns
63	Access Time from $\overline{\text{CAS}}$ Precharge	*9, 18	t _{CPA}	—	35	—	40	ns
64	Fast Page Mode $\overline{\text{CAS}}$ Pulse width		t _{CP}	10	—	10	—	ns
65	Fast Page Mode $\overline{\text{RAS}}$ Hold Time from $\overline{\text{CAS}}$ Precharge		t _{RHCP}	35	—	40	—	ns
66	Fast Page Mode $\overline{\text{CAS}}$ Precharge to $\overline{\text{WE}}$ Delay Time		t _{CPWD}	55	—	60	—	ns

MB81V4260S-60/MB81V4260S-70

- Notes: *1. Referenced to V_{SS} . To all V_{CC} (V_{SS}) pins, the same supply voltage should be applied.
- *2. I_{CC} depends on the output load conditions and cycle rates; The specified values are obtained with the output open.
 I_{CC} depends on the number of address change as $\overline{RAS} = V_{IL}$ and $\overline{UCAS} = V_{IH}$, $\overline{LCAS} = V_{IH}$, $V_{IL} > -0.3V$.
 I_{CC1} , I_{CC3} and I_{CC5} are specified at one time of address change during $\overline{RAS} = V_{IL}$ and $\overline{UCAS} = V_{IH}$, $\overline{LCAS} = V_{IH}$.
 I_{CC4} is specified at one time of address change during one Page cycle.
- *3. An Initial pause ($\overline{RAS} = \overline{CAS} = V_{IH}$) of 200 μs is required after power-up followed by any eight \overline{RAS} -only cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of eight \overline{CAS} -before- \overline{RAS} initialization cycles instead of 8 \overline{RAS} cycles are required.
- *4. AC characteristics assume $t_T = 5$ ns.
- *5. Input voltage levels are 0V and 3.0V, and input reference levels are $V_{IH}(\text{min.})$ and $V_{IL}(\text{max.})$ for measuring timing of input signals. Also, the transition time (t_T) is measured between $V_{IH}(\text{min.})$ and $V_{IL}(\text{max.})$. The output reference levels are $V_{OH} = 2.0$ V and $V_{OL} = 0.8$ V.
- *6. Assumes that $t_{RCD} \leq t_{RCD}(\text{max.})$, $t_{RAD} \leq t_{RAD}(\text{max.})$. If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will be increased by the amount that t_{RCD} exceeds the value shown. Refer to Fig. 2 and 3.
- *7. If $t_{RCD} \geq t_{RCD}(\text{max.})$, $t_{RAD} \geq t_{RAD}(\text{max.})$, and $t_{ASC} \geq t_{AA} - t_{CAC} - t_T$, access time is t_{CAC} .
- *8. If $t_{RAD} \geq t_{RAD}(\text{max.})$ and $t_{ASC} \leq t_{AA} - t_{CAC} - t_T$, access time is t_{AA} .
- *9. Measured with a load equivalent to one TTL loads and 100 pF.
- *10. t_{OFF} and t_{OEZ} is specified that output buffer change to high impedance state.
- *11. Operation within the $t_{RCD}(\text{max.})$ limit ensures that $t_{RAC}(\text{max.})$ can be met. $t_{RCD}(\text{max.})$ is specified as a reference point only; if t_{RCD} is greater than the specified $t_{RCD}(\text{max.})$ limit, access time is controlled exclusively by t_{CAC} or t_{AA} .
- *12. $t_{RCD}(\text{min.}) = t_{RAH}(\text{min.}) + 2t_T + t_{ASC}(\text{min.})$.
- *13. Operation within the $t_{RAD}(\text{max.})$ limit ensures that $t_{RAC}(\text{max.})$ can be met. $t_{RAD}(\text{max.})$ is specified as a reference point only; if t_{RAD} is greater than the specified $t_{RAD}(\text{max.})$ limit, access time is controlled exclusively by t_{CAC} or t_{AA} .
- *14. Either t_{RRH} or t_{RCH} must be satisfied for a read cycle.
- *15. t_{WCS} is specified as a reference point only. If $t_{WCS} \geq t_{WCS}(\text{min.})$ the data output pin will remain High-Z state through entire cycle.
- *16. Assumes that $t_{WCS} < t_{WCS}(\text{min.})$.
- *17. Either t_{DZC} or t_{DZO} must be satisfied.
- *18. t_{CPA} is access time from the selection of a new column address (that is caused by changing both \overline{UCAS} and \overline{LCAS} from "L" to "H"). Therefore, if t_{CP} is long, t_{CPA} is longer than $t_{CPA}(\text{max.})$.
- *19. Assumes that \overline{CAS} -before- \overline{RAS} refresh.

MB81V4260S-60/MB81V4260S-70

Fig. 2 - t_{RAC} vs. t_{RCD}




Fig. 3 - t_{RAC} vs. t_{RAD}





Fig. 4 - t_{CPA} vs. t_{CP}




X: "H" or "L"

*: It is impossible in Fast Page Mode.

MB81V4260S-60/MB81V4260S-70

Fig. 5 – READ CYCLE



□ "H" or "L"

DESCRIPTION

To implement a read operation, a valid address is latched in by the RAS and LCAS or UCAS address strobes and with WE set to a High level and OE set to a low level, the output is valid once the memory access time has elapsed. LCAS controls the input/output data on DQ₁-DQ₈ pins, UCAS controls one on DQ₈-DQ₁₆ pins. The access time is determined by RAS (t_{RAS}), LCAS/UCAS (t_{CAS}), OE (t_{OE}) or column addresses (t_{AA}) under the following conditions:

If $t_{RCD} > t_{RCD}(\text{max.})$, access time = t_{CAC} .


If $t_{RAD} > t_{RAD}(\text{max.})$, access time = t_{AA} .

If OE is brought Low after t_{RAS} , t_{CAS} , or t_{AA} (whichever occurs later), access time = t_{OE} .

However, if either LCAS/UCAS or OE goes High, the output returns to a high-impedance state after t_{OH} is satisfied.

MB81V4260S-60/MB81V4260S-70


Fig. 6 – EARLY WRITE CYCLE (\overline{OE} = “H” or “L”)





DESCRIPTION

A write cycle is similar to a read cycle except \overline{WE} is set to a Low state and \overline{OE} is an “H” or “L” signal. A write cycle can be implemented in either of three ways – early write, \overline{OE} write (delayed write), or read-modify-write. During all write cycles, timing parameters t_{RWL} , t_{CWL} , t_{RAL} and t_{CAL} must be satisfied. In the early write cycle shown above t_{WCS} satisfied, data on the DQ pins are latched with the falling edge of LCAS or UCAS and written into memory.

MB81V4260S-60/MB81V4260S-70

Fig. 7 - \overline{OE} (DELAYED WRITE) CYCLE


 "H" or "L"
 Invalid Data

DESCRIPTION

In the \overline{OE} (delayed write) cycle, t_{WCS} is not satisfied; thus, the data on the DQ pins is latched with the falling edge of \overline{WE} and written into memory. The Output Enable (\overline{OE}) signal must be changed from Low to High before \overline{WE} goes Low ($t_{OED} + t_r + t_{DS}$).

MB81V4260S-60/MB81V4260S-70

Fig. 8 - READ-MODIFY-WRITE-CYCLE




DESCRIPTION

The read-modify-write cycle is executed by changing \overline{WE} from High to Low after the data appears on the DQ pins. In the read-modify-write cycle, \overline{OE} must be changed from Low to High after the memory access time.

MB81V4260S-60/MB81V4260S-70

Fig. 9 – FAST PAGE MODE READ CYCLE




DESCRIPTION

The fast page mode of operation permits faster successive memory operations at multiple column locations of the same row address. This operation is performed by strobing in the row address and maintaining \overline{RAS} at a Low level and \overline{WE} at a High level during all successive memory cycles in which the row address is latched. The access time is determined by t_{CAC} , t_{AA} , t_{CPA} , or t_{OEA} , whichever one is the latest in occurring.

MB81V4260S-60/MB81V4260S-70

Fig. 10 – FAST PAGE MODE WRITE CYCLE (\overline{OE} = “H” or “L”)




DESCRIPTION

The fast page mode write cycle is executed in the same manner as the fast page mode read cycle except the states of \overline{WE} and \overline{OE} are reversed. Data appearing on the DQ_1 to DQ_8 is latched on the falling edge of \overline{LCAS} and one appearing on the DQ_9 to DQ_{16} is latched on the falling edge of \overline{UCAS} and the data is written into the memory. During the fast page mode write cycle, including the delayed (\overline{OE}) write and read-modify-write cycles, t_{cWL} must be satisfied.

MB81V4260S-60/MB81V4260S-70

Fig. 13 – RAS-ONLY REFRESH ($\overline{WE} = \overline{OE} = \text{"H"} \text{ or } \text{"L"}\text{"}$)




DESCRIPTION

Refresh of RAM memory cells is accomplished by performing a read, a write, or a read-modify-write cycle at each of 512 row addresses every 8.2-milliseconds. Three refresh modes are available: RAS-only refresh, CAS-before-RAS refresh, and hidden refresh.

RAS-only refresh is performed by keeping RAS Low and LCAS and UCAS High throughout the cycle; the row address to be refreshed is latched on the falling edge of RAS. During RAS-only refresh, DQ pins are kept in a high-impedance state.

Fig. 14 – CAS-BEFORE-RAS REFRESH (ADDRESSES = $\overline{WE} = \overline{OE} = \text{"H"} \text{ or } \text{"L"}\text{"}$)




DESCRIPTION

CAS-before-RAS refresh is an on-chip refresh capability that eliminates the need for external refresh addresses. If LCAS or UCAS is held Low for the specified setup time (t_{CSR}) before RAS goes Low, the on-chip refresh control clock generators and refresh address counter are enabled. An internal refresh operation automatically occurs and the refresh address counter is internally incremented in preparation for the next CAS-before-RAS refresh operation.

MB81V4260S-60/MB81V4260S-70


Fig. 15 – HIDDEN REFRESH CYCLE



DESCRIPTION

A hidden refresh cycle may be performed while maintaining the latest valid data at the output by extending the active time of \overline{LCAS} or \overline{UCAS} and cycling \overline{RAS} . The refresh row address is provided by the on-chip refresh address counter. This eliminates the need for the external row address that is required by DRAMs that do not have \overline{CAS} -before- \overline{RAS} refresh capability.

MB81V4260S-60/MB81V4260S-70

Fig. 16 - $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ REFRESH COUNTER TEST CYCLE

DESCRIPTION

A special timing sequence using the $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh counter test cycle provides a convenient method to verify the functionality of $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh circuitry. After a $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh cycle, if $\overline{\text{LCAS}}$ or $\overline{\text{UCAS}}$ makes a transition from High to Low while $\overline{\text{RAS}}$ is held Low, read and write operations are enabled as shown above. Row and column addresses are defined as follows:

Row Address: Bits A_0 through A_8 are defined by the on-chip refresh counter.

Column Address: Bits A_0 through A_8 are defined by latching levels on A_0 - A_8 at the second falling edge of $\overline{\text{LCAS}}$ or $\overline{\text{UCAS}}$.

The $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ Counter Test procedure is as follows :

- 1) Normalize the internal refresh address counter by using 8 $\overline{\text{RAS}}$ only refresh cycles.
- 2) Use the same column address throughout the test.
- 3) Write "0" to all 512 row addresses at the same column address by using CBR refresh counter test cycles.
- 4) Read "0" written in procedure 3) by using normal read cycle and check; After reading "0" and check are completed (or simultaneously), write "1" to the same addresses by using normal write cycle (or read-modify-write cycle).
- 5) Read and check data "1" written in procedure 4) by using CBR refresh counter test cycle for all 512 memory locations.
- 6) Reverse test data and repeat procedures 3), 4), and 5).


(At recommended operating conditions unless otherwise noted.)

No.	Parameter	Symbol	MB81V4260S-60		MB81V4260S-70		Unit
			Min.	Max.	Min.	Max.	
90	Access Time from $\overline{\text{CAS}}$	t_{FCAC}	—	55	—	55	ns
91	Column Address Hold Time	t_{FAH}	30	—	30	—	ns
92	$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ Delay Time	t_{FCWD}	80	—	80	—	ns
93	$\overline{\text{CAS}}$ Pulse width	t_{FCAS}	55	—	55	—	ns
94	$\overline{\text{RAS}}$ Hold Time	t_{FRSH}	55	—	55	—	ns
95	$\overline{\text{CAS}}$ Hold Time	t_{FCSH}	85	—	85	—	ns

Note: Assumes that $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh counter test cycle only.

MB81V4260S-60/MB81V4260S-70

Fig. 17 – SELF REFRESH CYCLE ($A_0 - A_9 = \overline{WE} = \overline{OE} = \text{“H” or “L”}$)



(At recommended operating conditions unless otherwise noted.)

No.	Parameter	Symbol	MB81V4260S-60		MB81V4260S-70		Unit
			Min.	Max.	Min.	Max.	
100	RAS Pulse Width	t_{RASS}	100	—	100	—	μs
101	RAS Precharge Time	t_{RPS}	110	—	125	—	ns
102	CAS Hold Time	t_{CHS}	-50	—	-50	—	ns

Note: Assumes Self refresh cycles only.

DESCRIPTION


The self refresh cycle provides a refresh operation without external clock and external Address. Self refresh control circuit on chip is operated in the self refresh cycle and refresh operation can be automatically executed using internal refresh address counter. If \overline{CAS} goes to “L” before \overline{RAS} goes to “L” (CBR) and the condition of \overline{CAS} “L” and \overline{RAS} “L” is kept for term of t_{RASS} (more than 100 μs), the device can be entered the self refresh cycle. And after that, refresh operation is automatically executed per fixed interval using internal refresh address counter during “ $\overline{RAS}=\text{L}$ ” and “ $\overline{CAS}=\text{L}$ ”.

And exit from self refresh cycle is performed by toggling of \overline{RAS} and \overline{CAS} to “H” with specifying t_{CHS} min.

Restriction for Self refresh operation ;

For self refresh operation, the notice below must be considered.

- 1) In the case that distribut CBR refresh are operated in read/write cycles
Self refresh cycles can be executed without special rule if 512 cycles of distribut CBR refresh are executed within t_{REF} max..
- 2) In the case that burst CBR refresh or \overline{RAS} only refresh are operated in read/write cycles
512 times of burst CBR refresh or 512 times of burst \overline{RAS} only refresh must be executed before and after Self refresh cycles.







MB81V4260S-60/MB81V4260S-70

PACKAGE DIMENSIONS

(Suffix: -PJ)

40-pin plastic SOJ
(LCC-40P-M01)

*: Resin protrusion. (Each side:0.15(.006)max)



© 1995 FUJITSU LIMITED C40051S-3C-1

Dimensions in mm (inches)




(Continued)

MB81V4260S-60/MB81V4260S-70

(Suffix: -PFTN)

44-pin plastic TSOP (II)
(FPT-44P-M07)

*: Resin protrusion. (Each side:0.15(.006)max)



© 1994 FUJITSU LIMITED F44016S-1C-2

Dimensions in mm (inches)

(Continued)




MB81V4260S-60/MB81V4260S-70

(Continued)

(Suffix: -PFTR)

44-pin plastic TSOP (II)
(FPT-44P-M08)

*: Resin protrusion. (Each side:0.15(.006)max)



© 1994 FUJITSU LIMITED F44017S-1C-2

Dimensions in mm (inches)

MB81V4260S-60/MB81V4260S-70

FUJITSU LIMITED

For further information please contact:

Japan

FUJITSU LIMITED
Corporate Global Business Support Division
Electronic Devices
KAWASAKI PLANT, 4-1-1, Kamikodanaka
Nakahara-ku, Kawasaki-shi
Kanagawa 211-8588, Japan
Tel: (044) 754-3763
Fax: (044) 754-3329

<http://www.fujitsu.co.jp/>

North and South America

FUJITSU MICROELECTRONICS, INC.
Semiconductor Division
3545 North First Street
San Jose, CA 95134-1804, USA
Tel: (408) 922-9000
Fax: (408) 922-9179

Customer Response Center
Mon. - Fri.: 7 am - 5 pm (PST)
Tel: (800) 866-8608
Fax: (408) 922-9179

<http://www.fujitsumicro.com/>

Europe

FUJITSU MIKROELEKTRONIK GmbH
Am Siebenstein 6-10
D-63303 Dreieich-Buchsschlag
Germany
Tel: (06103) 690-0
Fax: (06103) 690-122

<http://www.fujitsu-edc.com/>

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE LTD
#05-08, 151 Lorong Chuan
New Tech Park
Singapore 556741
Tel: (65) 281-0770
Fax: (65) 281-0220

<http://www.fmap.com.sg/>

F9803

© FUJITSU LIMITED Printed in Japan

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Control Law of Japan, the prior authorization by Japanese government should be required for export of those products from Japan.